Abstract-This brief presents a novel algorithm for optimizing the design of infinite-impulse response (IIR) switched-capacitor (SC) decimators. It is implemented with a computer-assisted iterative methodology to achieve minimum capacitance spread and usually leading also to the minimization of the total capacitor area, while considering scaling for maximum signal handling capability. A linear/nonlinear programming method is adopted for optimum adjustment of the capacitance values, within a specific decimator structure and a finite number of iterations. Several examples of automatic and optimum design of second-order IIR SC decimators are presented, together with a comparison against previous designs, obtained for the same circuits through the use of traditional methods.
I. INTRODUCTION
In infinite-impulse response (IIR) switched-capacitor (SC) decimator design, several sets of capacitance ratios are usually generated for implementation of the numerator and denominator of complex transfer functions. Conventional design methods that employ a structure of two-integrators-in-a-loop (TIL) to implement the denominator, assume that all feedback capacitors, in each integrator, have a unit value before the design equations are solved [1] - [3] . The different capacitance values in the SC input branches are usually difficult to be determined in order to map onto the given numerator coefficients of the modified z-transfer function [4] - [6] . Those values are normally calculated after a complex trial-and-error procedure that implies several design iterations to determine the most appropriate coefficient arrangement that minimizes the total capacitor area and capacitance spread. Furthermore, the adoption of these methods can lead to unacceptably large capacitance ratios in the cascade design of such decimators, after scaling for maximum signal handling capability and normalization with respect to the unit capacitance values.
In this brief we will present an alternative method which uses a novel algorithm based on a constraint programming model that employs multiple objectives and linear/nonlinear constraints to achieve the minimum possible capacitance spread and also minimization of total capacitor area, which will lead to a smaller power consumption. Rather than changing the topology of SC decimator, this approach uses mathematically defined requirements as a set of independent objectives that will be achieved after a design sequence with two steps for the implementation of the denominator and numerator of the modified z-transfer function. The main objectives are defined to obtain a convergent solution, while simultaneously satisfying the constraints determined by the design procedure. For example, all the capacitance values from the input branches are initially expressed as a linear algebraic expression obtained from the modified numerator function of the decimator. Then, [7] , embodies the new algorithm and uses MATLAB 1 [8] for linear/nonlinear programming and optimization of the implementation.
II. ITERATIVE AND AUTOMATIC DESIGN METHODOLOGY
The design methodology for IIR SC decimators proposed in this brief (programmed in C++ for Unix), can be described and illustrated by the simple flow-chart of Fig. 1 . This comprises an initial design procedure in two steps, followed by a first test of a feasible solution and finally by the simulation and final test of the results (after maximizing the signal handling capability and scaling the capacitance values). This iterative process will continue until an optimum solution (with minimum capacitance spread and the corresponding minimized total capacitor area) is reached.
To illustrate the proposed design methodology, we shall consider the design of a second-order IIR SC decimator. The design starts by the determination of the z-transfer function of the prototype filter, as part of the initialization process (that uses the program QED [9] ), and which can be expressed as
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where N is an arbitrary order of the numerator polynomial function. For a given decimating factor M, the modified z-transfer function of a decimator, presented in [4] , can be determined as shown in (2) Then, the corresponding SC implementation [4] - [6] , as shown in 
From this z-transfer function, it would be possible to obtain the final capacitor ratios, after maximizing the signal handling capability (scaling both outputs of the OAs in order to have the same peak amplitude value) or dynamic range adjustment (according with [2] , [3] ) by capacitance scaling. Based on this procedure, the capacitance spread (C spread ) and the total capacitor area (T otal C) can be expressed as a)
C spread = max 
A design procedure with feasible directions can then be chosen with the following assumptions.
i) The Xi and Yi are the capacitors in the two polyphase networks connected to the input of the OAs, which can be implemented by toggle switched inverter (TSI) branches for the positive transmission factors, or parasitic compensated toggle switched capacitor (PCTSC) branches for the negative transmission factors [10] .
ii) For optimum design, the capacitors in the same OA feedback path (for example, B and FB or D and FD) must be dimensioned with similar values [7] . iii) After the set-up of a unit capacitance value, the objective target of the design will be the determination of the minimum capacitance spread that usually imposes also the minimization of total capacitor area. According to the above characteristics of the design of IIR SC decimators, a novel algorithm for automated design was formulated and developed as a constrained optimization problem with two sequential steps, which can be described as follows.
1) The first-step allows the determination of the capacitance values (A; B; C; D; E; F D; F B) in the TIL of the above decimator after defining the minimizing objective of the denominator, which implies the formulation of additional nonlinear equality/inequality constraints. Then, the objective and the corresponding constraints that can be obtained for the denominator are Objective: minimize
Subject to: Following the test of the solution an output simulation is made, using SWITCAP-II [11] . Here, the values 1 and 2 are usually determined, having into consideration the maximum amplitude peak levels at each For completeness, and based on the basic principle explained before, the above design methodology could also be applied for designing higher-order IIR SC decimators. For a given topology of a multistage IIR SC decimator, the design can also be formulated as a linear and nonlinear programming problem to adjust automatically some parameters, while simultaneously keeping the objectives in a simple form [7] . In order to simplify the corresponding constraints, we can set some of the unknown values of the feedback capacitors to a unity value, and make also some capacitor values equal, or zero value in the input branches, if possible.
III. DESIGN EXAMPLES
The above method was applied in the design of the second-order IIR SC bandpass-notch decimator from the reference [4] , that reduces the sampling rate from 2F s = 19:2 kHz to F s = 9:6 kHz. For the above specifications, and after the automatic design procedure previously described, the circuit structure of the decimator was obtained, as presented in Fig. 2(a) and (b) . If the automatic procedure is followed according with the flowchart of Fig. 1 , without any iteration (no parameters adjustment), the design method can only lead to a minimum capacitance spread of 13.32 (17.04% higher than the conventional design method [4] as presented in Table I ). However, if the automatic procedure includes several iterations with adjustment of some parameters (closed-loop in the flowchart of Fig. 1) , namely, 8 iterations in this case, this will lead to the optimum design presented also in Table I , with a minimum capacitance spread of 8.29 (27.28% less than the conventional case [4] ).
Brief comparisons were also made with a lowpass decimator with M = 3 from [5] and the first stage (also lowpass decimator) with M = 5 of the bandpass cascading decimator from [6] , and the results are presented in Table II , showing also the achievement of optimum results.
In the above examples it was demonstrated that the proposed automatic design procedure allows the achievement of an optimum solution, for maximum signal handling capability, with minimum capacitance spread and the minimization of the total capacitor area. These examples also show the possibility of achieving even better results than the ones calculated by the conventional trial-and-error method previously used [4] - [6] .
IV. CONCLUSION
This brief presents a novel algorithm for the automatic and optimum determination of the capacitor values in IIR SC decimators, which performs the optimization based on defined objectives (linear and nonlinear) and fulfilling multiple design constraints. The iterative and automatic design methodology has two steps process, to dimension the capacitance values that implement the denominator and the numerator, respectively. Several design examples clearly show the efficiency of the automated method, not only by obtaining the minimum capacitance spread and achieving the minimization of the total capacitor area, with the consequent reduction of power consumption, without changing the decimator structure, but also by the capture of the optimum capacitor values with an efficient procedure containing a rather limited number of iterations. This novel method has also been revealed as extremely useful when applied to the design of higher order decimating filters.
